ESL solutions for low power design

  • Authors:
  • Sylvian Kaiser;Ilija Materic;Rabih Saade

  • Affiliations:
  • DOCEA Power SAS, Moirans, France;DOCEA Power SAS, Moirans, France;DOCEA Power SAS, Moirans, France

  • Venue:
  • Proceedings of the International Conference on Computer-Aided Design
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

Power consumption has become one of the major concerns in today's integrated circuit design, and especially in System-on-Chip development where numerous heterogeneous functions are integrated in a single chip. In this context system architects have the challenge to identify power issues very early in the design flow from a complex set of use scenarios. This paper explains how to achieve this challenge through the deployment of a modeling framework that enables low power technique exploration. The principle that sustains the framework is first introduced. A description of some of the power saving techniques that can be supported together with a presentation of the modeling data then follows. A few examples finally show the results a system designer can expect using the framework.