Optimal integrated VLIW code generation with integer linear programming

Authors:
Andrzej Bednarski;Christoph Kessler
Affiliations:
PELAB, Department of Computer and Information Science, Linköpings universitet, Linköping, Sweden;PELAB, Department of Computer and Information Science, Linköpings universitet, Linköping, Sweden
Venue:
Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing
Year:
2006

Citing 7
Cited 3

Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Time-constrained code compaction for DSP's

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An integrated approach to retargetable code generation

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
Advanced compiler design and implementation

Advanced compiler design and implementation
Optimal instruction scheduling using integer programming

PLDI '00 Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation
A Retargetable C Compiler: Design and Implementation

A Retargetable C Compiler: Design and Implementation
Optimal integrated code generation for VLIW architectures: Research Articles

Concurrency and Computation: Practice & Experience - 10th International Workshop on Compilers for Parallel Computers (CPC 2003)

Optimal vs. heuristic integrated code generation for clustered VLIW architectures

SCOPES '08 Proceedings of the 11th international workshop on Software & compilers for embedded systems
Integrated Code Generation for Loops

ACM Transactions on Embedded Computing Systems (TECS)
A constraint programming approach for integrated spatial and temporal scheduling for clustered architectures

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We give an Integer Linear Programming (ILP) solution that fully integrates all steps of code generation, i.e. instruction selection, register allocation and instruction scheduling, on the basic block level for VLIW processors. In earlier work, we contributed a dynamic programming (DP) based method for optimal integrated code generation, implemented in our retargetable code generator OPTIMIST. In this paper we give first results to evaluate and compare our ILP formulation with our DP method on a VLIW processor. We also demonstrate how to precondition the ILP model by a heuristic relaxation of the DP method to improve ILP optimization time.