An overview of the open research compiler

Authors:
Chengyong Wu;Ruiqi Lian;Junchao Zhang;Roy Ju;Sun Chan;Lixia Liu;Xiaobing Feng;Zhaoqing Zhang
Affiliations:
Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P. R. China;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P. R. China;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P. R. China;Microprocessor Technology Labs, Intel Corporation, Santa Clara, CA;Microprocessor Technology Labs, Intel Corporation, Santa Clara, CA;Microprocessor Technology Labs, Intel Corporation, Santa Clara, CA;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P. R. China;Institute of Computing Technology, Chinese Academy of Sciences, Beijing, P. R. China
Venue:
LCPC'04 Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing
Year:
2004

Citing 22
Cited 3

Global instruction scheduling for superscalar machines

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Sentinel scheduling for VLIW and superscalar processors

ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
Effective compiler support for predicated execution using the hyperblock

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
The superblock: an effective technique for VLIW and superscalar compilation

The Journal of Supercomputing - Special issue on instruction-level parallelism
Optimally profiling and tracing programs

ACM Transactions on Programming Languages and Systems (TOPLAS)
Register allocation for predicated code

Proceedings of the 28th annual international symposium on Microarchitecture
Efficient path profiling

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Analysis techniques for predicated code

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Combining loop transformations considering caches and scheduling

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
A new algorithm for partial redundancy elimination based on SSA form

Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation
Value profiling

MICRO 30 Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture
Register promotion by sparse partial redundancy elimination of loads and stores

PLDI '98 Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation
Partial redundancy elimination in SSA form

ACM Transactions on Programming Languages and Systems (TOPLAS)
Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching

PLDI '02 Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation
Effective Representation of Aliases and Indirect Memory Operations in SSA Form

CC '96 Proceedings of the 6th International Conference on Compiler Construction
A compiler framework for speculative analysis and optimizations

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
A Unified Compiler Framework for Control and Data Speculation

PACT '00 Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques
A Region-Based Compilation Infrastructure

INTERACT '03 Proceedings of the Seventh Workshop on Interaction between Compilers and Computer Architectures
Region-based compilation

Region-based compilation
Efficient Resource Management during Instruction Scheduling for the EPIC Architecture

Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
A cost-driven compilation framework for speculative parallelization of sequential programs

Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation
Trace Scheduling: A Technique for Global Microcode Compaction

IEEE Transactions on Computers

Locality optimization in wireless applications

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
High-performance Computing in China: Research and Applications

International Journal of High Performance Computing Applications
Towards a versatile pointer analysis framework

Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Open Research Compiler (ORC), jointly developed by Intel Microprocessor Technology Labs and the Institute of Computing Technology at Chinese Academy of Sciences, has become the leading open source compiler on the ItaniumTM Processor Family (IPF, previously known as IA-64). Since its first release in 2002, it has been widely used in academia and industry worldwide as a compiler and architecture research infrastructure and as code base for further development. In this paper, we present an overview of the design of the major components in ORC, especially those new features in the code generator. We discuss the development methodology that is important to achieving the objectives of ORC. Performance comparisons with other IPF compilers and a brief summary of the research work based on ORC are also presented.