Real-time reconfigurable SoC for process control

Authors:
Ahmed Karim Ben Salem;Slim Ben Othman;Slim Ben Saoud
Affiliations:
LECAP Laboratory EPT, National Institute of Applied Sciences and Technology (INSAT), P.B. 676, 1080 Tunis Cedex, Tunisia.;LECAP Laboratory EPT, National Institute of Applied Sciences and Technology (INSAT), P.B. 676, 1080 Tunis Cedex, Tunisia.;LECAP Laboratory EPT, National Institute of Applied Sciences and Technology (INSAT), P.B. 676, 1080 Tunis Cedex, Tunisia
Venue:
International Journal of Computer Applications in Technology
Year:
2011

Citing 6
Cited 0

Microc/OS-II

Microc/OS-II
A scalable single-chip multi-processor architecture with on-chip RTOS kernel

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Synthesis and verification
FPGA-Based System Design

FPGA-Based System Design
A Multithreaded Soft Processor for SoPC Area Reduction

FCCM '06 Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Prototyping advanced control systems on FPGA

EURASIP Journal on Embedded Systems - FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Real-Time (RT) embedded control applications require a skilled balance between HardWare (HW) and SoftWare (SW) competencies. This paper aims to use a methodology based on novel Field Programmable Gate Array (FPGA) integrating embedded processor cores using RT kernel. This methodology has been applied to the implementation of motor control algorithms, in order to enhance both flexibility and determinism. Various SW/HW architectures have been contrasted in terms of speed/area. Implementation results demonstrate successfully the capacity of implementing, in high-level coding, RT complex control algorithms. The flexible design flow can be readily applied to any control algorithm with minor adapting.