A charge-pump and comparator based power-efficient pipelined ADC technique

Authors:
Xian Tang;Chi-Tung Ko;Kong-Pang Pun
Affiliations:
Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong Special Administrative Region, China;Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong Special Administrative Region, China;Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong Special Administrative Region, China
Venue:
Microelectronics Journal
Year:
2012

Citing 4
Cited 0

A systematic design approach for low-power 10-bit 100MS/s pipelined ADC

Microelectronics Journal
Variable-amplitude dither-based digital background calibration algorithm for linear and high-order nonlinear error in pipelined ADCs

Microelectronics Journal
Inter-channel offset and gain mismatch correction for time-interleaved pipelined ADCs

Microelectronics Journal
Analog-to-digital converter survey and analysis

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

A charge-pump and comparator based technique is presented for power-efficient pipelined analog-to-digital conversion. The technique takes advantage of a passive charge pump to implement the core function of residue voltage amplification and exploits a comparator-controlled charging circuit to buffer the residue voltage to the next stage. Unlike the conventional buffer circuit using source followers, no voltage headroom is sacrificed in this voltage buffering scheme. The comparator overshoot due to comparator delay is minimized by a self-cancellation scheme. The proposed pipelined ADC technique uses only capacitors, comparators and current sources with digital calibration to achieve low power consumption. Designed and fabricated in a 0.18@mm CMOS technology, a proof-of-concept ADC has measured 39.1dB SNDR (6.2-bit ENOB) at 25MS/s while consuming 3.5mW from a 1.8V supply.