Reconfigurable power-aware scalable booth multiplier

Authors:
Hanho Lee
Affiliations:
School of Information and Communication Engineering, Inha University, Incheon, Korea
Venue:
KES'05 Proceedings of the 9th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part I
Year:
2005

Citing 4
Cited 0

Quantifying and enhancing power awareness of VLSI systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Energy-aware architectures for a real-valued FFT implementation

Proceedings of the 2003 international symposium on Low power electronics and design
Minimization of switching activities of partial products for designing low-power multipliers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2001 international conference on computer design (ICCD)
Energy-centric enabling tecumologies for wireless sensor networks

IEEE Wireless Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

An energy-efficient power-aware design is highly desirable for digital signal processing functions that encounter a wide diversity of operating scenarios in battery-powered intelligent wireless sensor network systems. To address this issue, we present a reconfigurable power-aware scalable Booth multiplier designed to provide low power consumption for DSP applications in highly changing environments. The proposed Booth multiplier makes use of a dynamic-range detection unit, a shared radix-4 Booth encoder, a shared configurable partial product generation unit, 8-bit/16-bit optimized Wallace-trees, a 4-bit array-based adder-tree and a shared final carry-lookahead adder.