Principles of CMOS VLSI design: a systems perspective
Principles of CMOS VLSI design: a systems perspective
A power metric for mobile systems
ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Journal of VLSI Signal Processing Systems - Special issue on the rapid prototyping of application specific signal processors (RASSP) program
Embedded power supply for low-power DSP
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
The energy complexity of register files
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Power scalable processing using distributed arithmetic
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Wireless integrated network sensors
Communications of the ACM
Algorithmic transforms for efficient energy scalable computation
ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Wireless Communications: Principles and Practice
Wireless Communications: Principles and Practice
Computers and Intractability: A Guide to the Theory of NP-Completeness
Computers and Intractability: A Guide to the Theory of NP-Completeness
Dynamic Voltage Scaling Techniques for Distributed Microsensor Networks
WVLSI '00 Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00)
Application-specific protocol architectures for wireless networks
Application-specific protocol architectures for wireless networks
Power-aware pipelined multiplier design based on 2-dimensional pipeline gating
Proceedings of the 13th ACM Great Lakes symposium on VLSI
Energy-aware architectures for a real-valued FFT implementation
Proceedings of the 2003 international symposium on Low power electronics and design
Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations
Journal of VLSI Signal Processing Systems
Design Considerations for Energy-Efficient Radios in Wireless Microsensor Networks
Journal of VLSI Signal Processing Systems
Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes
IEEE Transactions on Computers
Integration, the VLSI Journal - Special issue: Low-power design techniques
High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core
The Journal of Supercomputing
IEEE Transactions on Circuits and Systems for Video Technology
Integration, the VLSI Journal - Special issue: Low-power design techniques
Journal of Signal Processing Systems
A power-aware variable-precision multiply-accumulate unit
ISCIT'09 Proceedings of the 9th international conference on Communications and information technologies
An energy-efficient partial FFT processor for the OFDMA communication system
IEEE Transactions on Circuits and Systems II: Express Briefs
Reconfigurable power-aware scalable booth multiplier
KES'05 Proceedings of the 9th international conference on Knowledge-Based Intelligent Information and Engineering Systems - Volume Part I
| Hi-index | 0.00 |
An increasingly important figure-of-merit of a VLSI system is "power awareness," which is its ability to scale power consumption in response to changing operating conditions. These changes might be brought about by the time-varying nature of inputs, desired output quality, or just environmental conditions. Regardless of whether they were engineered for being power aware, systems display variations in power consumption as conditions change. This implies, by the definition above, that all systems are naturally power aware to some extent. However, one would expect that some systems are "more" power aware than others. Equivalently, we should be able to re-engineer systems to increase their power awareness. In this paper, we attempt to quantitatively define power awareness and how such awareness can be enhanced using a systematic technique. We illlustrate this technique by applying it to VLSI systems at several levels of the system hierarchy--- multipliers, register files, digital filters, dynamic voltage-scaled processors, and data-gathering wireless networks. It is seen that, as a result, the power awareness of these preceding systems can be significantly enhanced leading to increases in battery lifetimes in the range of 60 - 200%.