The Stanford Dash Multiprocessor
Computer
Design and evaluation of a compiler algorithm for prefetching
ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
The detection and elimination of useless misses in multiprocessors
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Ultrafast space-time networks for multiprocessors
Ultrafast space-time networks for multiprocessors
ICS '90 Proceedings of the 4th international conference on Supercomputing
Timing uncertainty analysis for time-of-flight systems
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Unslotted deflection routing: a practical and efficient protocol for multihop optical networks
IEEE/ACM Transactions on Networking (TON)
Packet Synchronization for Synchronous Optical Deflection-Routed Interconnection Networks
IEEE Transactions on Parallel and Distributed Systems
Contention resolution considering multicast traffic in optically burst-switched WDM networks
Photonic Network Communications
Dynamic burst discarding scheme for deflection routing in optical burst switching networks
Optical Switching and Networking
Hi-index | 0.00 |
We describe the design and implementation of a packet-switched fiber optic interconnect prototype with a ShuffleNet topology, intended for use in shared-memory multiprocessors. Coupled with existing latency-hiding mechanisms, it can reduce latency to remote memory locations. Nodes use deflection routing to resolve contention. Each node contains a processor, memory, photonic switch, and packet routing processor. Payload remains in optical form from source to final destination. Each host processor is a commercial workstation with FIFO interfaces between its bus and the photonic switch. A global clock is distributed optically to each node to minimize skew. Component costs and network performance figures are presented for various node configurations including bit-per-wavelength and fiber-parallel packet formats. Our efforts to implement and test a practical interconnect including real host computers distinguishes our work from previous theoretical and experimental work. We summarize obstacles we encountered and discuss future work.