Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits
Systematic Design of a Flash ADC for UWB Applications
ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
A 1-GHz, multibit, continuous-time, delta-sigma ADC for Gigabit Ethernet
Microelectronics Journal
Parallel continuous-time ΔΣ ADC for OFDM UWB receivers
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Detailed analysis of the effect of a hysteretic quantizer in a multibit, Sigma-Delta modulator
Microelectronics Journal
Performance Analysis and Enhancement of Multiband OFDM for UWB Communications
IEEE Transactions on Wireless Communications
Hi-index | 0.00 |
The design and implementation in a 1.2V, 130nm CMOS technology of a parallel continuous-time @S@D modulator for OFDM UWB signals is described. Once the parallel architecture and the metrics used are presented, the NTF is optimized and implemented using a third order lowpass and a fourth order bandpass modulator. Both are CRFB structures which use active-RC integrators. Then, the circuital blocks are discussed and some comments about the test set-up are given. Experimental results show good agreement with both system-level and layout-level simulations, with up to 15dB DR for QPSK modulation over a signal bandwidth of 528MHz, with a 62.3mW power consumption.