Power-aware branch logic: a hardware based technique for filtering access to branch logic

Authors:
Sunghoon Shim;Jong Wook Kwak;Cheol Hong Kim;Sung Tae Jhang;Chu Shik Jhon
Affiliations:
School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea;Department of Computer Science, The University of Suwon, Suwon, Gyeonggi-do, Korea;School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea
Venue:
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Year:
2005

Citing 9
Cited 1

The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
Pipeline gating: speculation control for energy reduction

Proceedings of the 25th annual international symposium on Computer architecture
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Branch Target Buffer Design and Optimization

IEEE Transactions on Computers
Computer Architecture: A Quantitative Approach

Computer Architecture: A Quantitative Approach
Branch prediction on demand: an energy-efficient solution

Proceedings of the 2003 international symposium on Low power electronics and design
Power Issues Related to Branch Prediction

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Low-power Branch Target Buffer for Application-Specific Embedded Processors

DSD '03 Proceedings of the Euromicro Symposium on Digital Systems Design
Power-aware branch prediction techniques: a compiler-hints based approach for VLIW processors

Proceedings of the 14th ACM Great Lakes symposium on VLSI

Block-aware instruction set architecture

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a power-aware branch logic for high performance embedded processors by filtering access to BTB and branch predictor. The proposed scheme reduces the energy consumed in BTB and branch predictor. For reducing the energy consumption in the BTB and the branch predictor, we present an aggressive hardware-based scheme that reduces the number of access to the BTB and the branch predictor. Moreover, compared with general branch logic, the proposed branch logic has no performance degradation. This scheme reduces the number of access to the BTB and the branch predictor by 21% – 50% and reduces the energy consumption in the BTB and the branch predictor by 15% – 41%.