Low power techniques applied to a 80c51 microcontroller for high temperature applications

Authors:
Philippe Manet;David Bol;Renaud Ambroise;Jean-Didier Legat
Affiliations:
Microelectronics Laboratory, UCL, Louvain-la-Neuve, Belgium;Microelectronics Laboratory, UCL, Louvain-la-Neuve, Belgium;Microelectronics Laboratory, UCL, Louvain-la-Neuve, Belgium;Microelectronics Laboratory, UCL, Louvain-la-Neuve, Belgium
Venue:
PATMOS'05 Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Year:
2005

Citing 4
Cited 0

Transformation and synthesis of FSMs for low-power gated-clock implementation

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Dhrystone: a synthetic systems programming benchmark

Communications of the ACM
An Asynchronous Low-Power 80C51 Microcontroller

ASYNC '98 Proceedings of the 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems
The Lutonium: A Sub-Nanojoule Asynchronous 8051 Microcontroller

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a low power high temperature 80C51 microcontroller. The low power optimizations are applied at gate and architectural level, by using extensive clock and data gating, and by completely redesigning the micro-architecture. We also present original clock gating techniques: pre-computed clock gating. To validate these techniques, extensive comparisons with other realizations of the same microcontroller are presented. It shows that gating techniques can achieve good performances.