Channel-driven global routing with consistent placement (extended abstract)

Authors:
Shigetoshi Nakatake;Yoji Kajitani
Affiliations:
School of Information Science, Japan Advanced Institute of Science and Technology, Tatsunokuchi, Ishikawa 923-12, Japan;Department of Electrical and Electronic Engeenering, Tokyo Institute of Technology, Meguro-ku, Tokyo 142, Japan
Venue:
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Year:
1994

Citing 2
Cited 3

Field-programmable gate arrays

Field-programmable gate arrays
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop

Quantified suboptimality of VLSI layout heuristics

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Module placement on BSG-structure and IC layout applications

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Measuring routing congestion for multi-layer global routing

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

A global router with its consistent placer is proposed which aims to control wire-densities of channels. The routing order of nets and their routes are decided according to the channel which is predicted to have the maximum wire-density. The placer distributes the nets evenly with respect to the virtual length (half perimeter of the bounding box). Interesting features included are the interactive dynamic test to decide the form of predicting functions and the admissible region to consider the routing resources in placement stage. Experiments reveal some interesting phenomena that smaller maximum wire-density is attained in spite of comparable total wire-density and that smaller maximum wire-length in spite of larger total wire-length.