A hybrid SSD with PRAM and NAND Flash memory

Authors:
Gyu Sang Choi;Ingyu Lee;Mankyu Sung;Choongjae Im
Affiliations:
Department of Information and Communication Engineering, Yeungnam University, 214-1, Dae-dong, Gyeongsan, Gyeongsangbuk 712-749, Republic of Korea;Sorrell College of Business, Troy University, 203, McCartha, Troy, AL 36082, USA;Electronics and Telecommunications Research Institute, 138, Gajeongno, Yuseong-gu, Daejeon 305-700, Republic of Korea;Department of Game & Mobile Contents, Keimyung University, 1095, Dalgubeodaero, Dalseo-Gu, Daegu 704-701, Republic of Korea
Venue:
Microprocessors & Microsystems
Year:
2012

Citing 10
Cited 2

Algorithms and data structures for flash memories

ACM Computing Surveys (CSUR)
Exploiting non-volatile RAM to enhance flash file system performance

EMSOFT '07 Proceedings of the 7th ACM & IEEE international conference on Embedded software
PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash

Proceedings of the 2008 ACM symposium on Applied computing
A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems

EMSOFT '08 Proceedings of the 8th ACM international conference on Embedded software
DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings

Proceedings of the 14th international conference on Architectural support for programming languages and operating systems
Architecting phase change memory as a scalable dram alternative

Proceedings of the 36th annual international symposium on Computer architecture
The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization

Proceedings of the 36th annual international symposium on Computer architecture
FlashSim: A Simulator for NAND Flash-Based Solid-State Drives

SIMUL '09 Proceedings of the 2009 First International Conference on Advances in System Simulation
Study of the performance impact of a cache buffer in solid-state disks

Microprocessors & Microsystems
A space-efficient flash translation layer for CompactFlash systems

IEEE Transactions on Consumer Electronics

PTL: PRAM translation layer

Microprocessors & Microsystems
Extending SSD lifetime in database applications with page overwrites

Proceedings of the 6th International Systems and Storage Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The speed of computing processor has been improved dramatically with multi-core architecture. However, the overall computer system performance shows slow improvement because of the sluggish speed of storage system. Several researches have been done to improve the performance of storage system by introducing Solid-State Disk technology with NAND Flash memory. In this paper, we propose new hybrid Solid-State Disk (SSD) architecture to combine Phase-change Memory (PRAM) and NAND Flash memory to achieve high-performance. Our experimental results show that the proposed scheme shows up to 140% performance improvement without endurance problem in PRAM in write-intensive workloads, compared to SSD with only NAND Flash memory.