Design and validation of computer protocols
Design and validation of computer protocols
IEEE Transactions on Software Engineering - Special issue on formal methods in software practice
Verification of a safety-critical railway interlocking system with real-time constraints
Science of Computer Programming
Formal Development and Verification of a Distributed Railway Control System
IEEE Transactions on Software Engineering
A Formal Specification and Validation of a Critical System in Presence of Byzantine Errors
TACAS '00 Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems: Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS 2000
Model Checking Safety Critical Software with SPIN: An Application to a Railway Interlocking System
SAFECOMP '98 Proceedings of the 17th International Conference on Computer Safety, Reliability and Security
The Verus Tool: A Quantitative Approach to the Formal Verification of Real-Time Systems
CAV '97 Proceedings of the 9th International Conference on Computer Aided Verification
Modelling large railway interlockings and model checking small ones
ACSC '03 Proceedings of the 26th Australasian computer science conference - Volume 16
Information and Software Technology
Hi-index | 0.00 |
Control systems are required to comply with certain safety and liveness correctness properties. In most cases, such systems have an intrinsic degree of complexity and it is not easy to formally analyze them, due to the resulting large state space. Also, exhaustive simulation and testing can easily miss system errors, whether they are life-critical or not. In this work, we introduce an interlocking control approach that is based on the use of the so-called Distributed Signal Boxes (DSBs). The proposed control design is applied to a railway-interlocking problem and more precisely, to the Athens underground metro system. Signal boxes correspond to the network's interlocking points and communicate only with their neighbor signal boxes. Communication takes place by the use of rendezvous communication channels. This design results in a simple interlocking control approach that compared to other centralized solutions produces a smaller and easier to analyze state space. Formal analysis and verification is performed with the SPIN model checker.