RSP '06 Proceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping
Capturing performance knowledge for automated analysis
Proceedings of the 2008 ACM/IEEE conference on Supercomputing
A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs
RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Profiling-based hardware/software co-exploration for the design of video coding architectures
IEEE Transactions on Circuits and Systems for Video Technology
EZTrace: A Generic Framework for Performance Analysis
CCGRID '11 Proceedings of the 2011 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing
Hi-index | 0.00 |
The efficient programming of todays multi-core platforms has become a more and more difficult task due to the increasing complexity of the overall system. Especially the lack of an integrated HW/SW co-analysis methodology which allows to explore the behavior of programming models, runtime system and the virtual platform model of the multi-core system leads to the need for new developments in the field of HW/SW co-design tools. In order to support the HW/SW co-design we present a simulation based tracing and profiling methodology for multi-core platforms following a generic and non-intrusive approach supporting easy adaptability, fast applicability and accurate performance measures.