An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures

Authors:
P. Meloni;S. Secchi;L. Raffo
Affiliations:
Dept. of Electr. & Electron. Eng., Univ. of Cagliari, Cagliari, Italy;-;-
Venue:
IEEE Embedded Systems Letters
Year:
2010

Citing 0
Cited 4

Enabling fast ASIP design space exploration: an FPGA-based runtime reconfigurable prototyper

VLSI Design
Prototyping hardware support for irregular applications

Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools
Towards self-adaptive KPN applications on NoC-based MPSoCs

Advances in Software Engineering
The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The use of cycle-accurate software simulators as a foundation for the exploration of all the possible full-system hardware-software (hw-sw) configurations does not appear to be anymore a feasible way to handle modern embedded multicore systems complexity. In this letter, an field programmable gate array (FPGA)-based cycle-accurate hardware emulation framework is presented and proposed as a research accelerator for the exploration of complete multicore systems. The framework provides the possibility to extract from the automatically instantiated hardware-emulated system a set of metrics for the assessment of the performance and the evaluation of the architectural tradeoffs, as well as the estimation of figures of power and area consumption of a prospective application-specified integrated circuit (ASIC) implementation of the considered architecture.