Multi-Optical Network-on-Chip for Large Scale MPSoC

Authors:
S. Le Beux;J. Trajkovic;I. O'Connor;G. Nicolescu;G. Bois;P. Paulin
Affiliations:
Dept. de Genie Inf. et de Genie Logiciel, Ecole Polytech. de Montreal, Montréal, QC, Canada;-;-;-;-;-
Venue:
IEEE Embedded Systems Letters
Year:
2010

Citing 0
Cited 2

Power efficiency of wavelength-routed optical NoC topologies for global connectivity of 3D multi-core processors

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Optical network-on-chip (ONoC) architectures are emerging as promising contenders to solve bandwidth and latency issues in multiprocessor systems-on-chip (MPSoC). However, current on-chip integration technologies for optical interconnect allow interconnecting only dozens of IPs. Scaling with MPSoCs composed of hundreds of IPs thus, relies on unpredictable technological innovations. In this letter, we propose a method that combines multiple ONoCs. Each ONoC is small enough to rely on already existing and proven technologies. We evaluate the approach for various interconnect scenarios, showing that it scales well with the size of the MPSoC architectures.