VLSI array processors
Journal of VLSI Signal Processing Systems - Special issue: application specific array processors
Adaptive filter theory (3rd ed.)
Adaptive filter theory (3rd ed.)
Design of a parameterizable Silicon intellectual property core for QR-based RLS filtering
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A cyclic prefix based adaptive channel estimation algorithm for multicarrier systems
ISSPIT '10 Proceedings of the The 10th IEEE International Symposium on Signal Processing and Information Technology
Finite-precision error analysis of QRD-RLS and STAR-RLS adaptivefilters
IEEE Transactions on Signal Processing
New high-rate wireless LAN standards
IEEE Communications Magazine
Hi-index | 0.00 |
Cyclic prefix (CP) in multicarrier modulation systems has been considered as an alternative to the training sequences to track channel estimates. In this paper, two new algorithms are developed that exploit CP from their data detection part and employ systolic block Householder transformation recursive least squares (SBHT-RLS) algorithms for channel tracking in multicarrier systems. The new methods are compared with the existing CP exploiting correlation matrix based block RLS (CMB-RLS) channel tracking approach to outline their relative advantages. Aspects of computational complexity and parallel implementation are addressed, and the algorithms are tested in terms of their channel estimation and tracking capabilities. Performance of the algorithms is also evaluated for varying forgetting factor parameter values, constellation size, and word lengths. Floating-point and fixed-point simulations are tailored to illustrate pertinent tradeoffs.