Page placement algorithms for large real-indexed caches
ACM Transactions on Computer Systems (TOCS)
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
HPCA '05 Proceedings of the 11th International Symposium on High-Performance Computer Architecture
Pin: building customized program analysis tools with dynamic instrumentation
Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation
Using cache mapping to improve memory performance handheld devices
ISPASS '04 Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Adaptive insertion policies for high performance caching
Proceedings of the 34th annual international symposium on Computer architecture
A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy
Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Adaptive insertion policies for managing shared caches
Proceedings of the 17th international conference on Parallel architectures and compilation techniques
PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches
Proceedings of the 36th annual international symposium on Computer architecture
Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning
PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Enabling software management for multicore caches with a lightweight hardware support
Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Reducing Cache Pollution Through Detection and Elimination of Non-Temporal Memory Accesses
Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Virtual Machine Coscheduling: A Game Theoretic Approach
UCC '13 Proceedings of the 2013 IEEE/ACM 6th International Conference on Utility and Cloud Computing
| Hi-index | 0.00 |
Performance degradation caused by cache pollution in the last level cache is extremely severe. In this paper, we propose a software controlled mechanism for last level cache partitioning at the region level in order to reduce intra-application last level cache misses due to cache pollution. A profiling feedback mechanism is used to analyze the inter-region cache interference. Guided by the profiling information, we enhance operating system support for mapping poor locality regions to a small slice in the last level cache in order to eliminate the harmful effect of non-reusable data. Our approach does not require any hardware support or new instructions, and is also application transparent. In comparison with the default linux, our approach, called Soft-RP, reduces LLC MPKI, the last level cache misses per 1000 instructions, up to 30.88%, and 19.31% on average; execution time measurement shows that Soft-RP can improve the performance up to 15.51%, and 8.14% on average.