A delay driven FPGA placement algorithm

Authors:
Srilata Raman;C. L. Liu;Larry G. Jones
Affiliations:
University of Illinois at Urbana-Champaign, Urbana, IL;University of Illinois at Urbana-Champaign, Urbana, IL;Motorola Inc., Austin, TX
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Performance-driven placement of cell based IC's

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Iterative and adaptive slack allocation for performance-driven layout and FPGA routing

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Iterative wirability and performance improvement for FPGAs

DAC '93 Proceedings of the 30th international Design Automation Conference
Timing influenced layout design

DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference

An evolutionary approach to timing driven FPGA placement

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI

Hi-index	0.00