Protocol merging: a VHDL-based method for clock cycle minimizing and protocol preserving scheduling of IO-operations

Authors:
Wolfgang Ecker;Manfred Glesner;Andreas Vombach
Affiliations:
Corporate Research and Development, Institut für Datentechnik, Siemens AG - TH Darmstadt, Germany;Corporate Research and Development, Institut für Datentechnik, Siemens AG - TH Darmstadt, Germany;Corporate Research and Development, Institut für Datentechnik, Siemens AG - TH Darmstadt, Germany
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Citing 2
Cited 2

The Synthesis Approach to Digital System Design

The Synthesis Approach to Digital System Design
High-Level VLSI Synthesis

High-Level VLSI Synthesis

Protocol selection and interface generation for HW-SW codesign

Readings in hardware/software co-design
Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors

Quantified Score

Hi-index	0.00

Visualization

Abstract