Towards the limits of cascaded reversible (quantum-inspired) circuits

Authors:
Stéphane Burignat;Mariusz Olczak;Michał Klimczak;Alexis De Vos
Affiliations:
Vakgroep Elektronica en Informatiesystemen, Universiteit Gent, Gent, Belgium;Vakgroep Elektronica en Informatiesystemen, Universiteit Gent, Gent, Belgium;Vakgroep Elektronica en Informatiesystemen, Universiteit Gent, Gent, Belgium;Vakgroep Elektronica en Informatiesystemen, Universiteit Gent, Gent, Belgium and Imec v.z.w., Leuven, Belgium
Venue:
RC'11 Proceedings of the Third international conference on Reversible Computation
Year:
2011

Citing 7
Cited 0

Energy Recovering ASIC Design

ISVLSI '03 Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03)
Evaluation of energy consumption in RC ladder circuits driven by a ramp input

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Theory of Self-Reproducing Automata

Theory of Self-Reproducing Automata
BDD-based synthesis of reversible logic for large functions

Proceedings of the 46th Annual Design Automation Conference
Irreversibility and heat generation in the computing process

IBM Journal of Research and Development
Logical reversibility of computation

IBM Journal of Research and Development
Interfacing reversible pass-transistor CMOS chips with conventional restoring CMOS circuits

RC'11 Proceedings of the Third international conference on Reversible Computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Several prototypes and proofs of concept of reversible (quantum-inspired) digital circuits have been successfully realized these last years, proving that digital reversible dual-line pass-transistor technology may be used for reversible linear computations. In order for this new technology to be used in commercial applications, several questions have to be answerd first. In particular, the number of gates possibly cascaded, the maximum reachable frequency, the maximum acceptable delays and amplitude drops are the key issues discussed in this paper.