Development of low power MPEG1/JPEG encode/decode IC

Authors:
K. Asada;H. Ohtsubo;T. Fujihira;T. Imaide
Affiliations:
Div. of Image & Inf. Media Syst., Hitachi Ltd., Kanagawa;-;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
1997

Citing 0
Cited 2

Demonstrating Real-Time JPEG Image Compression-Decompression Using Standard Component IP Cores on a Programmable Logic Based Platform for DSP and Image Processing

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
A JPEG Chip for Image Compression and Decompression

Journal of VLSI Signal Processing Systems

Quantified Score

Hi-index	0.43

Visualization

Abstract

We have developed a low power MPEG1 (Moving Picture Expert Group)/JPEG (Joint Photographic Expert Group) encode/decode single chip IC (codec). Using compact ME (motion estimation) process and a power management function we realize a low power consumption. Total power consumption of the codec is 500 mW. Using this chip, we have also developed a compact digital camera for the MPEG1 stream