A high-speed, programmable, CSD coefficient FIR filter

Authors:
Zhangwen Tang;Jie Zhang;Hao Min
Affiliations:
ASIC & Syst. State-Key Lab., Fudan Univ., Shanghai, China;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
2002

Citing 0
Cited 5

A low-voltage micropower asynchronous multiplier with shift-add multiplication approach

IEEE Transactions on Circuits and Systems Part I: Regular Papers
New reconfigurable architectures for implementing FIR filters with low complexity

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A canonic-signed-digit coded genetic algorithm for designing finite impulse response digital filter

Digital Signal Processing
A Reconfigurable Channel Filter for Software Defined Radio Using RNS

Journal of Signal Processing Systems
Full length article: A new low power reconfigurable decimation-interpolation and masking based filter architecture for channel adaptation in cognitive radio handsets

Physical Communication

Quantified Score

Hi-index	0.43

Visualization

Abstract

A new high-speed, programmable FIR filter is presented, which is a multiplierless filter with CSD encoding coefficients. We propose a new programmable CSD encoding structure to make CSD coefficients programmable. Compared with the conventional FIR structure with Booth multipliers, this coding structure improves the speed of filter and decreases the area. We design a 10-bits, 18-taps video luminance filter with the presented filter structure. The completed filter core occupies 6.8 × 6.8 mm of silicon area in 0.6 μm 2P2M CMOS technology, and its maximum work frequency is 100 MHz.