The JAFARDD processor: a Java architecture based on a Folding Algorithm, with Reservation stations, Dynamic translation, and Dual processing

Authors:
M. W. El-Kharashi;F. Gebali;K. F. Li;Fang Zhang
Affiliations:
Dept. of Electr. & Comput. Eng., Victoria Univ., BC, Canada;-;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
2002

Citing 0
Cited 5

A cache based stack folding technique for high performance Java processors

JTRES '06 Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems
BlueJEP: a flexible and high-performance Java embedded processor

JTRES '07 Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems
A predecoding technique for ILP exploitation in Java processors

Journal of Systems Architecture: the EUROMICRO Journal
Exploiting an abstract-machine-based framework in the design of a Java ILP processor

Journal of Systems Architecture: the EUROMICRO Journal
Java bytecode to hardware made easy with bluespec system verilog

Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems

Quantified Score

Hi-index	0.43

Visualization

Abstract

This paper presents the JAFARDD (a Java Architecture based on a Folding Algorithm, with Reservation stations, Dynamic translation, and Dual processing) processor. JAFARDD dynamically translates Java stack-dependent bytecodes to RISC-style stack-independent instructions to facilitate the use of a general-purpose RISC core. JAFARDD enables the exploitation of instruction level parallelism among the translated instructions by the use of bytecode folding coupled with Tomasulo's algorithm. We detail the JAFARDD architecture and the global architecture design principles observed while designing each pipeline module. We also illustrate the flow of the Java bytecodes through each of the processing phases. Benchmarking of JAFARDD using SPECjvm98 has shown a performance improvement between 1.10 and 2.25.