A novel VLSI architecture of motion compensation for multiple standards

Authors:
Junhao Zheng;Wen Gao;David Wu;Don Xie
Affiliations:
Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing;-;-;-
Venue:
IEEE Transactions on Consumer Electronics
Year:
2008

Citing 0
Cited 4

A novel macroblock-level filtering upsampling architecture for H.264/AVC scalable extension

SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
VLSI implementation of sub-pixel interpolator for AVS encoder

LSMS/ICSEE'10 Proceedings of the 2010 international conference on Life system modeling and simulation and intelligent computing, and 2010 international conference on Intelligent computing for sustainable energy and environment: Part II
Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine

Multimedia Tools and Applications
A reduced memory bandwidth and high throughput HDTV motion compensation decoder for H.264/AVC High 4: 2:2 profile

Journal of Real-Time Image Processing

Quantified Score

Hi-index	0.43

Visualization

Abstract

Motion compensation (MC) is one of the most important technologies capable of removing the temporal redundancy and widely adopted by the main video standards. From the older MPEG-2 to the latest H.264 and the Chinese AVS, many efficient coding tools have been introduced into MC, such as new motion vector prediction, bi-directional matching, quarter precision interpolation, etc. However, these new features enormously increase the computational complexity and the memory bandwidth consumption. In this paper, we introduce a novel architecture design of motion compensation (MC) for multiple video standards including MPEG-2, H.264, and AVS. The proposed design has a macroblock- level pipelined structure which consists of MV predictor, cache-based Fetch, and pixel interpolation unit. The proposed architecture exploits the parallelism in MC algorithm to accelerate the processing speed and uses the dedicated design to optimize the memory access. MV predictor unit can cover all MV prediction algorithms for the three standards and provide a simple error concealment scheme. Cache-based Fetch unit can save 25% memory bandwidth of MC in average and doesn't impact the performance in the worst case. Pixel interpolation unit adopts fully separate 1D filtering structure which is designed to effectively avoid the redundant calculations. The architecture can achieve the real-time multiple-standard decoding for HDTV 1080i (1920*1088 4:2:0 60 field/s) video. The efficient design can work at the frequency of148.5MHz and the total gate count for logic circuit s is about 56K.