Digital Circuit Optimization via Geometric Programming
Operations Research
Evaluating the effects of temperature gradients and currents nonuniformity in on-chip interconnects
Microelectronics Journal
| Hi-index | 0.03 |
In deep-submicrometer layouts, the determination of the signal delay due to interconnects is a main aspect of the design. Usually, on-chip interconnects are modeled by a distributed resistance-capacitance (RC) line. Key aspects of the interconnect modeling are the extraction of parasitic capacitances and the determination of reduced lumped models suited for electrical simulation. This paper addresses both these aspects. The parasitic capacitance extraction problem of layouts is efficiently carried out by means of the floating random walk (FRW) algorithm. It is shown how the employment of the Monte Carlo integration jointly to an extended version of the FRW algorithm allows to directly synthesize an accurate reduced-order RC equivalent net. The new method can deal with very complex geometries in an efficient way and needs neither fracturing of the original layout into subregions nor discretization of interconnects