An automorphic approach to verification pattern generation for SoC design verification using port-order fault model

Authors:
Chun-Yao Wang;Shing-Wu Tung;Jing-Yang Jou
Affiliations:
Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 2

Pattern-based verification of connections to intellectual property cores

Integration, the VLSI Journal
An automatic interconnection rectification technique for SoC design integration

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.03

Visualization

Abstract

Embedded cores are being increasingly used in the design of large system-on-a-chip (SoC). Because of the high complexity of SoC, the design verification is a challenge for system integrators. To reduce the verification complexity, the port-order fault (POF) model was proposed. It has been used for verifying core-based designs and the corresponding verification pattern generation has been developed. Here, the authors present an automorphic technique to improve the efficiency of the automatic verification pattern generation (AVPG) for SoC design verification based on the POF model. On average, the size of pattern sets obtained on the ISCAS-85 and MCNC benchmarks are 45% smaller and the run time decreases 16% as compared with the previous results of AVPG.