An automatic interconnection rectification technique for SoC design integration

Authors:
Chun-Yao Wang;Shing-Wu Tung;Jing-Yang Jou
Affiliations:
National Chiao Tung University, Taiwan, R.O.C.;National Chiao Tung University, Taiwan, R.O.C.;National Chiao Tung University, Taiwan, R.O.C.
Venue:
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Year:
2003

Citing 10
Cited 0

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Interface-based design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Surviving the SOC revolution: a guide to platform-based design

Surviving the SOC revolution: a guide to platform-based design
Sequential Circuit Design Using Synthesis and Optimization

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Incremental logic rectification

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
On error correction in macro-based circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ErrorTracer: design error diagnosis based on fault simulation techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Design error diagnosis and correction via test vector simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On automatic-verification pattern generation for SoC with port-order fault model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An automorphic approach to verification pattern generation for SoC design verification using port-order fault model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an automatic interconnection rectification (AIR) technique to correct the misplaced interconnection occurred in the integration of a SoC design automatically. The experimental results show that the AIR can correct the misplaced interconnection and therefore accelerates the integration verification of a SoC design.