Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing

Authors:
D. Zhao;S. Upadhyaya
Affiliations:
Center for Adv. Comput. Studies, Univ. of Louisiana, Lafayette, LA, USA;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 2

SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Low-Area Wrapper Cell Design for Hierarchical SoC Testing

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.03

Visualization

Abstract

Given a system-on-chip with a set of cores and a set of test resources, and the constraints on the total power consumption during test and the maximum width on the top-level test access mechanism (TAM), it is required to optimize overall testing time of the system. To solve this problem, we first generate a power-constrained test compatibility graph and then construct a set of power-constrained concurrent test sets (PCTSs) to facilitate concurrent testing. We then handle the constrained scheduling by adaptively assigning the cores in parallel to the TAMs with variable width and efficiently utilizing the TAM bandwidth such that the tests in the same PCTS have their lengths close to each other. We concurrently schedule the test sets by dynamically partitioning and allocating the tests, and consequently constructing and updating a set of dynamically partitioned PCTSs. This reduces the test cost in terms of overall test time. Simulation study shows the productivity gained by using our integrated scheduling approach.