A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor Design

Authors:
Wen-Wen Hsieh;Po-Yuan Chen;Chun-Yao Wang;TingTing Hwang
Affiliations:
Nat. Tsing Hua Univ., Hsinchu;-;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2007

Citing 0
Cited 5

On the distribution of runs of ones in binary strings

Computers & Mathematics with Applications
A novel crosstalk quantitative approach for simultaneously reducing power, noise, and delay based on bus-invert encoding schemes

Proceedings of the 20th symposium on Great lakes symposium on VLSI
A bit-stuffing algorithm for crosstalk avoidance in high speed switching

INFOCOM'10 Proceedings of the 29th conference on Information communications
Efficient RC low-power bus encoding methods for crosstalk reduction

Integration, the VLSI Journal
Absolute difference and low-power bus encoding method for LCD digital display interfaces

VLSI Design

Quantified Score

Hi-index	0.03

Visualization

Abstract

A crosstalk effect leads to increases in delay and power consumption and, in the worst-case scenario, to inaccurate results. With the scale down of technology to deep-submicrometer level, the crosstalk effect between adjacent wires becomes more and more serious, particularly between long on-chip buses. In this paper, we propose a deassembler/assembler technique to eliminate undesirable crosstalk effects on bus transmission. By taking advantage of the prefetch process, where the instruction/data fetch rate is always higher than the instruction/data commit rate, the proposed method incurs almost no penalty in terms of dynamic instruction count. In addition, when the bus width is 128 b, the required number of extra bus wires is only 7 as compared to the 85 extra bus wires needed in the work of Victor and Keutzer.