Power Electronic Circuits Design: A Particle Swarm Optimization Approach
SEAL '08 Proceedings of the 7th International Conference on Simulated Evolution and Learning
Particle swarm optimization based inverter design considering transient performance
Digital Signal Processing
Design and modeling of optimum quality spiral inductors with regularization and debye approximation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Parameter selection of a Particle Swarm Optimisation dynamics by closed loop stability analysis
International Journal of Computing Science and Mathematics
Investigation of particle swarm optimization for switching characterization of inverter design
Expert Systems with Applications: An International Journal
A PSO-based algorithm designed for a swarm of mobile robots
Structural and Multidisciplinary Optimization
Proceedings of the 49th Annual Design Automation Conference
Neural identification of dynamic systems on FPGA with improved PSO learning
Applied Soft Computing
Analog Integrated Circuits and Signal Processing
Hi-index | 0.04 |
This paper presents an efficient layout-level synthesis approach for RF planar on-chip spiral inductors. A spiral inductor is modeled using artificial neural networks in which the layout design parameters, namely, spiral outer diameter, number of turns, width of metal traces, and metal spacing, are taken as input. Inductance, quality factor (Q), and self-resonance frequency (SRF) form the output of the neural model. Particle-swarm optimization is used to explore the layout space to achieve a given target inductance meeting the SRF and other constraints. Our synthesis approach provides multiple sets of layout parameters that help a designer in the tradeoff analysis between conflicting objectives, such as area, Q, and SRF for a target-inductance value. We present several synthesis results which show good accuracy with respect to full-wave electromagnetic (EM) simulations. Since the proposed procedure does not require an EM simulation in the synthesis loop, it substantially reduces the cycle time in RF-circuit design optimization.