FPGA Implementation of an Iterative Receiver for MIMO-OFDM Systems

Authors:
L. Boher;R. Rabineau;M. Helard
Affiliations:
RESA/WIN Dept., Orange Labs., Cesson-Sevigne;-;-
Venue:
IEEE Journal on Selected Areas in Communications
Year:
2008

Citing 0
Cited 3

Iterative QR decomposition architecture using the modified gram-schmidt algorithm for MIMO systems

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS 2009
Enhanced scaling-free CORDIC

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Iterative-Gradient Based Complex Divider FPGA Core with Dynamic Configurability of Accuracy and Throughput

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.07

Visualization

Abstract

Today iterative receivers have proved their efficiency in cancelling interference within the field of wireless communications. However their complexity is often seen as a brake for their use in real systems. In this paper an efficient iterative receiver real-time implementation for a 4 times 4 MIMO system is presented. An architecture of MMSE iterative receiver for MIMO-OFDM systems is proposed to limit latency and complexity due to iterative process: MMSE equalization implementation is realized using CORDIC operators; the scheduling between MIMO detection and channel decoding is optimized and specific interleaving functions are introduced to reduce latency and accelerate the convergence process. The implemented receiver is integrated in a real-time FPGA testbench and compared in terms of complexity and performance with a non iterative solution.