The design, fabrication, and test of a new VLSI hybrid analog-digital neural processing element

Authors:
M. R. DeYong;R. L. Findley;C. Fields
Affiliations:
New Mexico State Univ., Las Cruces, NM;-;-
Venue:
IEEE Transactions on Neural Networks
Year:
1992

Citing 0
Cited 2

Evaluating the generalisation capability of a CMOS based synapse

Neurocomputing
A new classification approach for neural networks hardware: from standards chips to embedded systems on chip

Artificial Intelligence Review

Quantified Score

Hi-index	0.00

Visualization

Abstract

A hybrid analog-digital neural processing element with the time-dependent behavior of biological neurons has been developed. The hybrid processing element is designed for VLSI implementation and offers the best attributes of both analog and digital computation. Custom VLSI layout reduces the layout area of the processing element, which in turn increases the expected network density. The hybrid processing element operates at the nanosecond time scale, which enables it to produce real-time solutions to complex spatiotemporal problems found in high-speed signal processing applications. VLSI prototype chips have been designed, fabricated, and tested with encouraging results. Systems utilizing the time-dependent behavior of the hybrid processing element have been simulated and are currently in the fabrication process. Future applications are also discussed