Parallelization strategies for the points of interests algorithm on the cell processor

Authors:
Tarik Saidani;Lionel Lacassagne;Samir Bouaziz;Taj Muhammad Khan
Affiliations:
Université de Paris-Sud, Institut d'Electronique Fondamentale, Orsay Cedex, France;Université de Paris-Sud, Institut d'Electronique Fondamentale, Orsay Cedex, France;Université de Paris-Sud, Institut d'Electronique Fondamentale, Orsay Cedex, France;Université de Paris-Sud, Institut d'Electronique Fondamentale, Orsay Cedex, France
Venue:
ISPA'07 Proceedings of the 5th international conference on Parallel and Distributed Processing and Applications
Year:
2007

Citing 5
Cited 1

Using advanced compiler technology to exploit the performance of the Cell Broadband EngineTM architecture

IBM Systems Journal
Cell Multiprocessor Communication Network: Built for Speed

IEEE Micro
Sequoia: programming the memory hierarchy

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Sequoia: programming the memory hierarchy

Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Compilation for explicitly managed memory hierarchies

Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming

Highly parallel implementation of Harris Corner detector on CSX SIMD architecture

Euro-Par 2010 Proceedings of the 2010 conference on Parallel processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap between peak performance and sustained performance is the challenge for software tool developers and the application developers. Image processing and media applications are typical "main stream" applications. In this paper, we use the Harris algorithm for detection of points of interest (PoI) in an image as a benchmark to compare the performance of several parallel schemes on a Cell processor. The impact of the DMA controlled data transfers and the synchronizations between SPEs explains the differences between the performance of the different parallelization schemes. These results will be used to design a tool for an efficient mapping of image processing applications on multi-core architectures.