Using advanced compiler technology to exploit the performance of the Cell Broadband EngineTM architecture

  • Authors:

  • A. E. Eichenberger;J. K. O'Brien;K. M. O'Brien;P. Wu;T. Chen;P. H. Oden;D. A. Prener;J. C. Shepherd;B. So;Z. Sura;A. Wang;T. Zhang;P. Zhao;M. K. Gschwind;R. Archambault;Y. Gao;R. Koo

  • Affiliations:

  • -;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-

  • Venue:
  • IBM Systems Journal
  • Year:
  • 2006

Quantified Score

Hi-index 0.01

Visualization

Abstract

The continuing importance of game applications and other numerically intensive workloads has generated an upsurge in novel computer architectures tailored for such functionality. Game applications feature highly parallel code for functions such as game physics, which have high computation and memory requirements, and scalar code for functions such as game artificial intelligence, for which fast response times and a full-featured programming environment are critical. The Cell Broadband EngineTM architecture targets such applications, providing both flexibility and high performance by utilizing a 64-bit multithreaded PowerPC® processor element (PPE) with two levels of globally coherent cache and eight synergistic processor elements (SPEs), each consisting of a processor designed for streaming workloads, a local memory, and a globally coherent DMA (direct memory access) engine. Growth in processor complexity is driving a parallel need for sophisticated compiler technology. In this paper, we present a variety of compiler techniques designed to exploit the performance potential of the SPEs and to enable the multilevel heterogeneous parallelism found in the Cell Broadband Engine architecture. Our goal in developing this compiler has been to enhance programmability while continuing to provide high performance. We review the Cell Broadband Engine architecture and present the results of our compiler techniques, including SPE optimization, automatic code generation, single source parallelization, and partitioning.