Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI

Authors:
B. Flachs;S. Asano;S. H. Dhong;H. P. Hofstee;G. Gervais;R. Kim;T. Le;P. Liu;J. Leenstra;J. S. Liberty;B. Michael;H.-J. Oh;S. M. Mueller;O. Takahashi;K. Hirairi;A. Kawasumii;H. Murakami;H. Noro;S. Onishi;J. Pille;J. Silberman;S. Yong;A. Hatakeyama;Y. Watanabe;N. Yano;D. A. Brokenshire;M. Peyravian;V. To;E. Iwata
Affiliations:
IBM Systems and Technology Group, Austin, Texas;Toshiba Corporation, Kawasaki, Japan;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;IBM Systems and Technology Group, Austin, Texas;Sony Corporation, Atsugi Technology Center, Kanagawa, Japan;Toshiba Corporation, Japan;Toshiba Corporation,Japan;Toshiba America Electronic Components, Texas;IBM Engineering and Technology Service, Japan;IBM Systems and Technology Group, Germany;IBM Research Division, New York;IBM Systems and Technology Group, Texas;Sony Computer Entertainment, Inc., Japan;Toshiba Corporation, Japan;Toshiba Corporation, Japan;IBM Systems and Technology Group, Texas;IBM Systems and Technology Group, North Carolina;IBM Systems and Technology Group, Texas;Sony Computer Entertainment, Japan
Venue:
IBM Journal of Research and Development
Year:
2007

Citing 7
Cited 3

Optimizing pipelines for power and performance

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Optimizing Compiler for the CELL Processor

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
A cycle accurate power estimation tool

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
The potential of the cell processor for scientific computing

Proceedings of the 3rd conference on Computing frontiers
The vector fixed point unit of the synergistic processor element of the cell architecture processor

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Using advanced compiler technology to exploit the performance of the Cell Broadband EngineTM architecture

IBM Systems Journal
Introduction to the cell multiprocessor

IBM Journal of Research and Development - POWER5 and packaging

Increasing memory miss tolerance for SIMD cores

Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Assessment of the Cell Broadband Engine Architecture as a platform to solve closed-loop optimal control problems

Parallel Computing
Extending the cell SPE with energy efficient branch prediction

EuroPar'10 Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper provides an overview of the Cell Broadband Engine™ Architecture (CBEA). The CBEA defines a revolutionary extension to a more conventional processor organization and serves as the basis for the development of microprocessors ...