The vector fixed point unit of the synergistic processor element of the cell architecture processor

Authors:
N. Mäding;J. Leenstra;J. Pille;R. Sautter;S. Büttner;S. Ehrenreich;W. Haller
Affiliations:
IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany;IBM Entwicklung GmbH, Boeblingen, Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Year:
2006

Citing 1
Cited 3

A Unified Design Space for Regular Parallel Prefix Adders

Proceedings of the conference on Design, automation and test in Europe - Volume 2

Microarchitecture and implementation of the synergistic processor in 65-nm and 90-nm SOI

IBM Journal of Research and Development
CASL: A rapid-prototyping language for modern micro-architectures

Computer Languages, Systems and Structures
SAMS multi-layout memory: providing multiple views of data to boost SIMD performance

Proceedings of the 24th ACM International Conference on Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract

A Vector Fixed Point Unit (FXU) is designed to speed up multi-media processing. The FXU implements SIMD style integer arithmetic and permute operations. The adder, rotator and permute structure enables the use of static circuits only. The FXU was fabricated using IBM 90nm CMOS SOI technology.