A Unified Design Space for Regular Parallel Prefix Adders

Authors:
Matthew M. Ziegler;Mircea R. Stan
Affiliations:
-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Year:
2004

Citing 4
Cited 2

Parallel Prefix Computation

Journal of the ACM (JACM)
Efficient VLSI Implementation of Modulo (2^n=B11) Addition and Multiplication

ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
A Family of Adders

ARITH '99 Proceedings of the 14th IEEE Symposium on Computer Arithmetic
Parallel Prefix Adder Design

ARITH '01 Proceedings of the 15th IEEE Symposium on Computer Arithmetic

The vector fixed point unit of the synergistic processor element of the cell architecture processor

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
IBM POWER6 accelerators: VMX and DFU

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

We consider sparsity, fanout, and radix as three dimensions in the design space of regular parallel prefix adders and present a unified formalism to describe such structures.