Low-Voltage Analog Switch in Deep Submicron CMOS: Design Technique and Experimental Measurements
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Image Sensors and Signal Processing for Digital Still Cameras
Image Sensors and Signal Processing for Digital Still Cameras
Design of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits
| Hi-index | 0.00 |
This article presents a high-speed, high-linearity 400 脳 320 pixel CMOS image sensor with column parallel ADC. The pixel readout circuit is integrated in the 320 columns at one side of the pixel array and all columns consume 16 mW power provided from the 2.5 V power supply. A technique for accelerating conversion speed using two step single slope structure is developed. This new method has more advantages than conventional ramp ADC from viewpoint of speed and resolution. A prototype 11-bit ADC is implemented in 0.25 μm CMOS technology. Moreover, an overall SNR of 63.8 dB can be achieved at 0.5 Msample/s. The power dissipation of all 320 column-parallel ADCs with the peripheral circuits consumes 76 mW.