UML for real: design of embedded real-time systems
UML for real: design of embedded real-time systems
Systemic Embedded Software Generation from SystemC
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A framework for embedded system specification under different models of computation in SystemC
Proceedings of the 43rd annual Design Automation Conference
An Execution Framework for MARTE-Based Models
ICECCS '08 Proceedings of the 13th IEEE International Conference on on Engineering of Complex Computer Systems
A UML-based approach for heterogeneous IP integration
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Transformation Rules for Synthesis of UML Activity Diagram from Scenario-Based Specification
COMPSAC '10 Proceedings of the 2010 IEEE 34th Annual Computer Software and Applications Conference
Synthesis revisited: generating statechart models from scenario-based requirements
Formal Methods in Software and Systems Modeling
A comprehensive integration infrastructure for embedded system design
Microprocessors & Microsystems
The COMPLEX methodology for UML/MARTE Modeling and design space exploration of embedded systems
Journal of Systems Architecture: the EUROMICRO Journal
Hi-index | 0.00 |
Model-driven design is very common nowadays. In this context, the UML/MARTE profile is a well-known solution for real-time, embedded system modeling. This profile enables the functional and non-functional details of the system to be modeled together. Regarding non-functional details, the profile allows certain real-time constraints to be imposed when describing the system concurrency, in order to ensure predictability. However, these constraints also limit the modeling flexibility required to evaluate different design alternatives when optimizing system performance. The paper proposes a solution for automatically synthesizing the resulting models, combining new communication semantics with standard UML/MARTE real-time management features. The UML/MARTE approach presented in this paper enables concurrency and synchronization effects to be modeled at communication points, making system exploration and implementation easier.