SystemC
System-Level Performance Analysis in SystemC
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Embedded software generation from system level design languages
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Space: a hardware/software systemC modeling platform including an RTOS
Languages for system specification
SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
RTOS-centric hardware/software cosimulator for embedded system design
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Strategies for the integration of hardware and software IP components in embedded systems-on-chip
Integration, the VLSI Journal - Special issue: IP and design reuse
Systematic Transaction Level Modeling of Embedded Systems with SystemC
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Embedded software generation from system level specification for multi-tasking embedded systems
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A SystemC Refinement Methodology for Embedded Software
IEEE Design & Test
Synthesis of time-constrained multitasking embedded software
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A smooth refinement flow for co-designing HW and SW threads
Proceedings of the conference on Design, automation and test in Europe
Generation of embedded hardware/software from systemC
EURASIP Journal on Embedded Systems
Embedded software development on top of transaction-level models
CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis
Automatic generation of hardware dependent software for MPSoCs from abstract system specifications
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Model Based Synthesis of Embedded Software
SEUS '08 Proceedings of the 6th IFIP WG 10.2 international workshop on Software Technologies for Embedded and Ubiquitous Systems
Using a dataflow abstracted virtual prototype for HdS-design
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Hardware-dependent software synthesis for many-core embedded systems
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Abstraction of RTL IPs into embedded software
Proceedings of the 47th Design Automation Conference
RTOS-aware refinement for TLM2.0-based HW/SW designs
Proceedings of the Conference on Design, Automation and Test in Europe
System-level development of embedded software
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
EURASIP Journal on Embedded Systems
GALS-Designer: A design framework for GALS software systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
HdSC: a fast and preemptive modeling for on host HdS development
Proceedings of the 24th symposium on Integrated circuits and systems design
On the automatic synthesis of parallel SW from RTL models of hardware IPs
Proceedings of the great lakes symposium on VLSI
Automatic synthesis from UML/MARTE models using channel semantics
Proceedings of the 5th International Workshop on Model Based Architecting and Construction of Embedded Systems
A new concept for system-level design of runtime reconfigurable real-time systems
ACM SIGBED Review - Special Issue on the 5th Workshop on Adaptive and Reconfigurable Embedded Systems
On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
The embedded software design cost represents an important percentage of the embedded-system development costs [1]. This paper presents a method for systematic embedded software generation that reduces the software generation cost in a platform-based HW/SW codesign methodology for embedded systems based on SystemC. The goal is that the same SystemC code allows system-level specification and verification, and, after SW/HW partition, SW/HW co-simulation and embedded software generation. The C++ code for the SW partition (processes and process communication including HW/SW interfaces) is systematically generated including the user-selected embedded OS (e.g.: the eCos open source OS).