RTOS-centric hardware/software cosimulator for embedded system design

Authors:
Shinya Honda;Takayuki Wakabayashi;Hiroyuki Tomiyama;Hiroaki Takada
Affiliations:
Toyohashi University of Technology, Toyohashi, Japan;Toyohashi University of Technology, Toyohashi, Japan;Nagoya University, Nagoya, Japan;Nagoya University, Nagoya, Japan
Venue:
Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2004

Citing 7
Cited 12

Operating system based software generation for systems-on-chip

Proceedings of the 37th Annual Design Automation Conference
μITRON for Small-Scale Embedded Systems

IEEE Micro
Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design

Proceedings of the conference on Design, automation and test in Europe
Virtual synchronization technique with OS modeling for fast and time-accurate cosimulation

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
RTOS Modeling for System Level Design

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Systemic Embedded Software Generation from SystemC

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Timed HW-SW cosimulation using native execution of OS and application SW

HLDVT '02 Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop

RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
POSIX modeling in SystemC

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Software-friendly HW/SW co-simulation: an industrial case study

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Interrupt modeling for efficient high-level scheduler design space exploration

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Introducing preemptive scheduling in abstract RTOS models using result oriented modeling

Proceedings of the conference on Design, automation and test in Europe
Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip co-design

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Model Transformations for the Compilation of Multi-processor Systems-on-Chip

Generative and Transformational Techniques in Software Engineering II
ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
System-level development of embedded software

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
A fast MPSoC virtual prototyping for intensive signal processing applications

Microprocessors & Microsystems
A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an RTOS-centric hardware/software cosimulator which we have developed for embedded system design. One of the most remarkable features in our cosimulator is that it has a complete simulation model of an RTOS which is widely used in industry, so that application tasks including RTOS service calls are natively executed on a host computer. Our cosimulator also features cosimulation with functional simulation models of hardware written in C/C++ and cosimulation with HDL simulators. A case study with a JPEG decoder application demonstrates the effectiveness of our cosimulator.