Efficient 45nm ASIC Architecture for Full-Search Free Intra Prediction in Real-Time H.264/AVC Decoder

Authors:
Tarek A. Elarabi;Randa Ayoubi;Hanan Mahmoud;Magdy A. Bayoumi
Affiliations:
The Center for Advanced Computer Studies (CACS), University of Louisiana at Lafayette, Lafayette, USA;The Center for Advanced Computer Studies (CACS), University of Louisiana at Lafayette, Lafayette, USA;The Center for Advanced Computer Studies (CACS), University of Louisiana at Lafayette, Lafayette, USA;The Center for Advanced Computer Studies (CACS), University of Louisiana at Lafayette, Lafayette, USA
Venue:
Journal of Signal Processing Systems
Year:
2013

Citing 10
Cited 0

A Fast Intra MB Mode Decision Method for the MPEG-2 to H.264 Transcoder

IPC '07 Proceedings of the The 2007 International Conference on Intelligent Pervasive Computing
A 140-MHz 94 K gates HD1080p 30-frames/s intra-only profile H.264 encoder

IEEE Transactions on Circuits and Systems for Video Technology
The H.264 Advanced Video Compression Standard

The H.264 Advanced Video Compression Standard
Low complexity intra prediction algorithm for MPEG-2 to H.264/AVC transcoder

IEEE Transactions on Consumer Electronics
Adaptive wavelet thresholding for image denoising and compression

IEEE Transactions on Image Processing
Edge-Oriented Uniform Intra Prediction

IEEE Transactions on Image Processing
Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder

IEEE Transactions on Circuits and Systems for Video Technology
Fast Motion Estimation System Using Dynamic Models for H.264/AVC Video Coding

IEEE Transactions on Circuits and Systems for Video Technology
A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The standard H.264/AVC Intra frame encoding process has several data dependent and computational intensive coding methodologies that limit the overall encoding speed. It causes not only a high degree of computational complexity but also an unacceptable delay especially for the real-time video applications. Based on DCT properties and spatial activity analysis, low power hardware architecture for high throughput Full-Search Free (FSF) Intra mode selection and direction prediction algorithm is proposed. The FSF Intra prediction Algorithm significantly reduces the computational complexity and the processing run-time required for the H.264/AVC Intra frame prediction process. The ASIC implementation for the proposed architecture is carried out and synthesizing results are obtained. The heavily tested 45nm ASIC design is able to achieve an operating frequency of 140 MHz while limiting the overall power consumption to 9.01 mW, which nominates our proposed FSF Intra prediction architecture for interactive real-time H.264/AVC mobile video decoders.