VLSI architecture for parallel radix-4 CORDIC

Authors:
B. Lakshmi;A. S. Dhar
Affiliations:
Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, Andhra Pradesh 506004, India;Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, West Bengal 721302, India
Venue:
Microprocessors & Microsystems
Year:
2013

Citing 10
Cited 0

Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation

IEEE Transactions on Computers
Low Latency Time CORDIC Algorithms

IEEE Transactions on Computers - Special issue on computer arithmetic
Constant-Factor Redundant CORDIC for Angle Calculation and Rotation

IEEE Transactions on Computers - Special issue on computer arithmetic
High Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm

IEEE Transactions on Computers
Low-energy CSMT carry generators and binary adders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The CORDIC Algorithm: New Results for Fast VLSI Implementation

IEEE Transactions on Computers
The Differential CORDIC Algorithm: Constant Scale Factor Redundant Implementation without Correcting Iterations

IEEE Transactions on Computers
P-CORDIC: a precomputation based rotation CORDIC algorithm

EURASIP Journal on Applied Signal Processing
Suggestion for a Fast Binary Sine/Cosine Generator

IEEE Transactions on Computers
The quantization effects of the CORDIC algorithm

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

COordinate Rotation DIgital Computer (CORDIC) algorithm is an iterative method for fast hardware implementation of the elementary functions such as trigonometric, inverse trigonometric, logarithm, exponential, multiplication and division functions in a simple and elegant way. This paper presents a regular and scalable VLSI architecture for the implementation of parallel radix-4 rotational CORDIC algorithm. Thorough comparison of the proposed architecture with the available architectures has been carried out to show the latency and the hardware improvement. Furthermore, the proposed architecture is coded for 16-bit precision using the VHDL language. The functionally simulated net list has been synthesized with 90nm CMOS technology library and the area-time measures are provided. This architecture is also implemented using Xilinx ISE7.1i software and a Virtex device.