Multi-level logic minimization based on multi-signal implications

Authors:
Masayuki Yuguchi;Yuichi Nakamura;Kazutoshi Wakabayashi;Tomoyuki Fujita
Affiliations:
C&C Research Laboratories, NEC Corporation, Miyazaki, Miyamae-ku, Kawasaki 216, Japan;C&C Research Laboratories, NEC Corporation, Miyazaki, Miyamae-ku, Kawasaki 216, Japan;C&C Research Laboratories, NEC Corporation, Miyazaki, Miyamae-ku, Kawasaki 216, Japan;C&C Research Laboratories, NEC Corporation, Miyazaki, Miyamae-ku, Kawasaki 216, Japan
Venue:
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Year:
1995

Fast Boolean optimization by rewiring

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Circuit Optimization by Rewiring

IEEE Transactions on Computers
Synthesis for multiple input wires replacement of a gate for wiring consideration

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Multiple wire reconnections based on implication flow graph

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Hi-index	0.00