Synthesis for multiple input wires replacement of a gate for wiring consideration

Authors:
Shih-Chieh Chang;Jung-Cheng Chuang;Zhong-Zhen Wu
Affiliations:
National Chung-Cheng University, Jay-Yi, Taiwan R.O.C.;National Chung-Cheng University, Jay-Yi, Taiwan R.O.C.;National Chung-Cheng University, Jay-Yi, Taiwan R.O.C.
Venue:
ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Year:
1999

Citing 9
Cited 2

Layout driven technology mapping

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Optimization of combinational logic circuits based on compatible gates

DAC '93 Proceedings of the 30th international Design Automation Conference
Layout driven logic synthesis for FPGAs

DAC '94 Proceedings of the 31st annual Design Automation Conference
Multi-level logic minimization based on multi-signal implications

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Post-layout logic restructuring for performance optimization

DAC '97 Proceedings of the 34th annual Design Automation Conference
Planning for performance

DAC '98 Proceedings of the 35th annual Design Automation Conference
A DSM design flow: putting floorplanning, technology-mapping, and gate-placement together

DAC '98 Proceedings of the 35th annual Design Automation Conference
Wireplanning in logic synthesis

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design

Design rewiring based on diagnosis techniques

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Multiple wire reconnections based on implication flow graph

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The alternative wire technique attempts to replace a target wire by another wire without charging the logic functionality. In this paper, we propose two new transformations of replacing wires. One transformation simultaneously replaces multiple input wires of a gate by a new set of input wires and the other performs gate decompostion during the alternative wire process. To accomplish such complex transformations, we discuss some theoretical foundations for replacing multiple wires. Understanding how wires/gates can be replaced by other wires/gates allows us to speedup the process tremendously.