IBM zEnterprise redundant array of independent memory subsystem

Authors:
P. J. Meaney;L. A. Lastras-Montanõ;V. K. Papazova;E. Stephens;J. S. Johnson;L. C. Alves;J. A. O'Connor;W. J. Clarke
Affiliations:
IBM Systems and Technology Group, Poughkeepsie, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Systems and Technology Group, Poughkeepsie, NY;IBM Systems and Technology Group, Poughkeepsie, NY;IBM Systems and Technology Group, Poughkeepsie, NY;IBM Systems and Technology Group, Poughkeepsie, NY;IBM Systems and Technology Group, Poughkeepsie, NY;IBM Systems and Technology Group, Poughkeepsie, NY
Venue:
IBM Journal of Research and Development
Year:
2012

Citing 5
Cited 3

A case for redundant arrays of inexpensive disks (RAID)

SIGMOD '88 Proceedings of the 1988 ACM SIGMOD international conference on Management of data
Error-correcting codes for semiconductor memory applications: a state-of-the-art review

IBM Journal of Research and Development
The zEnterprise 196 System and Microprocessor

IEEE Micro
IBM zEnterprise 196 microprocessor and cache subsystem

IBM Journal of Research and Development
Server-class DDR3 SDRAM memory buffer chip

IBM Journal of Research and Development

IBM zEnterprise 196 microprocessor and cache subsystem

IBM Journal of Research and Development
Server-class DDR3 SDRAM memory buffer chip

IBM Journal of Research and Development
Key advances in the presilicon functional verification of the IBM zEnterprise microprocessor and storage hierarchy

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

The IBM zEnterprise® system introduced a new and innovative redundant array of independent memory (RAIM) subsystem design as a standard feature on all zEnterprise servers. It protects the server from single-channel errors such as sudden control, bus, buffer, and massive dynamic RAM (DRAM) failures, thus achieving the highest System z® memory availability. This system also introduced innovations such as DRAM and channel marking, as well as a novel dynamic cyclic redundancy code channel marking. This paper describes this RAIM subsystem and other reliability, availability, and serviceability features, including automatic channel error recovery; data and clock interface lane calibration, recovery, and repair; intermittent lane sparing; and specialty engines for maintenance, periodic calibration, power, and power-on controls.