Packaging the IBM Blue Gene/Q supercomputer

Authors:
P. W. Coteus;S. A. Hall;T. Takken;R. A. Rand;S. Tian;G. V. Kopcsay;R. Bickford;F. P. Giordano;C. M. Marroquin;M. J. Jeanson
Affiliations:
IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, NY;IBM Systems and Technology Group, Rochester, MN;IBM Systems and Technology Group, Rochester, MN
Venue:
IBM Journal of Research and Development
Year:
2013

Citing 8
Cited 1

Overview of the IBM Blue Gene/P project

IBM Journal of Research and Development
Packaging the Blue Gene/L supercomputer

IBM Journal of Research and Development
The IBM Blue Gene/Q Compute Chip

IEEE Micro
The IBM Blue Gene/Q Interconnection Fabric

IEEE Micro
Electronic packaging of the IBM System z196 enterprise-class server processor cage

IBM Journal of Research and Development
The IBM Blue Gene project

IBM Journal of Research and Development
Design of the IBM Blue Gene/Q compute chip

IBM Journal of Research and Development
Design for low power and power management in IBM Blue Gene/Q

IBM Journal of Research and Development

Design of the IBM Blue Gene/Q compute chip

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

The IBM Blue Gene®/Q supercomputer is designed for highly efficient computing for problems dominated by floating-point computation. Its target mean time between failures for a 96-rack, 98, 304-node system is three days, allowing tasks requiring computation for many days to run at scale, with little time wasted on checkpoint-restart operations. This paper describes various elements of the compute application-specific integrated circuit and the system package, and how they contribute to low power consumption and high reliability.