Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches

Authors:
Peyman Pouyan;Esteve Amat;Francesc Moll;Antonio Rubio
Affiliations:
UPC Barcelona Tech, Barcelona, Spain;UPC Barcelona Tech, Barcelona, Spain;UPC Barcelona Tech, Barcelona, Spain;UPC Barcelona Tech, Barcelona, Spain
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2013

Citing 5
Cited 0

Built in self repair for embedded high density SRAM

ITC '98 Proceedings of the 1998 IEEE International Test Conference
NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
SRAM-based NBTI/PBTI sensor system design

Proceedings of the 47th Design Automation Conference
Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Scaling of device dimensions toward nano-scale regime has made it essential to innovate novel design techniques for improving the circuit robustness. This work proposes an implementation of adaptive proactive reconfiguration methodology that can first monitor process variability and BTI aging among 6T SRAM memory cells and then apply a recovery mechanism to extend the SRAM lifetime. Our proposed technique can extend the memory lifetime between 2X to 4.5X times with a silicon area overhead of around 10% for the monitoring units, in a 1kB 6T SRAM memory chip.